

## Major product benefits:

- Industry leading ease of use
- Accurate modeling of lossy transmission-line effects, including skin effect and dielectric loss
- Analyze inter-symbol interference in multi-gigabit signals, including random jitter, eye diagrams, and eye masks to define keepout regions
- Simulate with SPICE or IBIS models
- Advanced via modeling
- Differential signal simulation and analysis, including impedance planning and optimization of differential terminations
- Terminator Wizard™ recommends optimal termination strategies, including series termination, parallel, parallel AC, and differential
- Provides an early look at likely EMC failures, including both radiation and trace current analysis
- Works with all major PCB layout and routing applications

HyperLynx GHz includes a complete suite of tools for pre- and post-layout signal integrity, crosstalk and EMC analysis, including multi-gigabit per second SERDES interconnects.

## Overview

Increasingly fast edge-rates in today's integrated circuits (ICs) cause detrimental high-speed effects, even in PCB designs running at low operating frequencies. As driver ICs switch faster, a growing volume of boards suffer from signal degradation, including over/undershoot, ringing, glitching, crosstalk, and timing problems. When degradation becomes serious enough, the logic on a board can fail-making otherwise excellent designs stare blankly into space.

HyperLynx® EXT — including LineSim™ for pre-layout analysis and BoardSim™ for post-route analysis — targets designs at frequencies up to about 300 MHz. At higher speeds, transmission-line losses (including skin effect and dielectric loss) and via parasitics take on increasing importance; the HyperLynx GHz bundle models all of these effects and addresses the special needs of SERDES design.

## Complete SI and EMC Analysis Suite

Signal integrity and timing analysis, for most engineers, is only one of many systems design tasks. A software tool that's easy to learn and easy to relearn is a necessity with today's schedule pressures.


Hardware engineers, PCB designers and signal integrity specialists alike can use HyperLynx as a team; getting simulation results without requiring weeks of software training. The emphasis is on getting designs right the first time, avoiding costly overdesign, and saving recurrent layout, prototype and test cycles in the lab.

With HyperLynx, you can address high-speed PCB problems throughout the design cycle, beginning at the earliest architectural stages and moving through post-layout verification. The process is as easy as using an oscilloscope or spectrum analyzer in the lab, and at a fraction of the cost.

## LineSim GHz

Pre-layout simulation with LineSim GHz, part of HyperLynx GHz, allows you to predict and eliminate signal integrity problems early, allowing you to proactively constrain routing, plan stackups, and optimize clock, critical signal topologies and terminations prior to board layout. LineSim's intuitive drag-and-drop transmission-line modeling approach is an ideal way to "get it right" the first time.

- Quickly enter complex interconnect scenarios, including ICs, transmission lines, cables, connectors and passive components
- Simulate immediately, using industry-standard IBIS models, HyperLynx's 18,000 model IC library, generic models, or build your own models from databook information
- Visual IBIS Editor allows you to check and edit IBIS models including a heirarchical, newer, automated syntax checking V/I-V/t auto-correction and drag and-drop curve editing
- Easily instantiate any mixture of HSPICE, ELDO, AMS, S-parameter, and IBIS models.
- Start from scratch or use one our many design kits for technologies likes PCI Express, DDR2, and PCI-X, or one of our many FPGA design kits.



Analyze inter-symbol interference in multi-gigabit signals, including random jitter, eye diagrams and eye masks to define keepout regions.

## BoardSim GHz

Post-layout signal integrity simulation with BoardSim GHz, part of HyperLynx GHz, allows you to analyze signal integrity and timing at three important stages: following part placement in your PCB layout system, after critical net routing, and after detailed routing of an entire board.

- Batch simulation automatically scans large numbers of nets on an entire PCB, flagging SI and EMC hot spots
- Interactive analysis takes you to the next level, simulating batch analysis-identified trouble spots
- Quick Terminators allow new termination components to be inserted on-the-fly, enabling real-time analysis
- Accurately predicts crosstalk waveforms for any trace topology and IC placement, also showing board designers specific cross-sections in violation of crosstalk thresholds
- Powerful, easy to use multi-board analysis, including support for EBD models

### BoardSim-compatible PCB layout systems:

- Mentor Graphics PADS® Layout, Expedition™ and Board Station®
- Cadence Allegro, SPECCTRA and OrCAD Layout
- Altium Protel and P-CAD
- Intercept Pantheon
- Zuken CADStar, Visula and CR3000/5000 PWS or Board Designer

## Minimum Hardware/Software Requirements

### Windows XP or 2000

- Pentium II 333 MHz CPU, or faster
- 128 MB RAM; 60 MB hard disk space
- 1024 x 768, 256 color display
- NIC, Parallel port, or USB port to supply HostID to license management software
- 165 MB for Extended IBIS Libraries

### Sun Solaris™ version 8 or 9:

- 320 MB hard disk space
- 165 MB for Extended IBIS Libraries

### Recommended patches for Solaris 8:

- Recommended Patch Cluster: March 19, 2002 or later
- Mach 64 Graphics card patch: 108606-31 or later

To learn more about high-speed design and HyperLynx software, visit [www.mentor.com/hyperlynx](http://www.mentor.com/hyperlynx) to download the high-speed design tutorial, or call to schedule a product demonstration.

Copyright © 2008 Mentor Graphics Corporation. Mentor Graphics, Board Station, HyperLynx and PADS are registered trademarks and BoardSim, Expedition, LineSim and Terminator Wizard are trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.

**Corporate Headquarters**  
Mentor Graphics Corporation  
8005 SW Boeckman Road  
Wilsonville, OR 97070-7777  
Phone: 503.685.7000  
Fax: 503.685.1204

**Sales and Product Information**  
Phone: 800.547.3000

**Silicon Valley**  
Mentor Graphics Corporation  
1001 Ridder Park Drive  
San Jose, California 95131 USA  
Phone: 408.436.1500  
Fax: 408.436.1501

**North American Support Center**  
Phone: 800.547.4303

**Europe**  
Mentor Graphics  
Deutschland GmbH  
Eisenheimer Strasse 41-43  
D-80687 Munchen  
Germany  
Phone: +49.89.57096.0  
Fax: +49.89.57096.4000

**Pacific Rim**  
Mentor Graphics (Taiwan)  
Room 1603, 16F  
International Trade Building  
No. 333, Section 1, Keelung Road  
Taipei, Taiwan, ROC  
Phone: 886.2.87252000  
Fax: 886.2.27576027

**Japan**  
Mentor Graphics Japan Co., Ltd.  
Golenyama Hills  
7-35, Kita-Shinagawa 4-chome  
Shinagawa-Ku, Tokyo 140  
Japan  
Phone: 81.3.5488.3033  
Fax: 81.3.5488.3021

**Mentor Graphics**

Printed on Recycled Paper

05\_08 LVG

1021730